Show HN: A Project Oberon System Version Running On RISC-V Instead Of RISC-5
AIThis post was created with the assistance of artificial intelligence (AI).

TL;DR

STUDENTS

Prime for Young Adults — start your free trial

Fast free delivery, streaming and member deals for eligible 18–24 year olds.

Try it free

As an affiliate, we earn on qualifying purchases.

A developer has successfully ported the Project Oberon system to run on RISC-V hardware, replacing the original RISC-5 architecture. This development showcases the system’s adaptability and potential for future hardware support.

A developer has demonstrated a version of the Project Oberon operating system running on RISC-V hardware, replacing the original RISC-5 architecture. This achievement was shared on Hacker News, indicating progress in porting the system to modern open-source hardware platforms.

The developer, whose identity has not been publicly disclosed, posted on Show HN that they successfully ported the Oberon system to run on RISC-V processors. The original Oberon OS was designed by Niklaus Wirth and Jürg Gutknecht for the RISC-5 architecture, which is now obsolete. The new port aims to demonstrate the system’s adaptability to contemporary open-source hardware architectures.

According to the post, the port was achieved with minimal modifications, suggesting that the Oberon system’s codebase can be adapted to different instruction set architectures (ISAs). The developer provided a working version, but details about performance, compatibility, or stability are still emerging. The post included screenshots showing the system booting on RISC-V hardware, but no detailed benchmarks or long-term testing results are available.

This development is significant for the Oberon community and enthusiasts interested in minimalistic, educational operating systems, as it indicates potential for broader hardware support beyond the original RISC-5 platform.

At a glance
updateWhen: announced March 2024
The developmentA developer shared a version of the Project Oberon operating system running on RISC-V hardware, replacing the original RISC-5 architecture, in a Show HN post.

Implications for Open-Source Hardware and OS Portability

This port demonstrates that the Oberon OS, a system historically tied to specific hardware, can be adapted to modern, open-source architectures like RISC-V. Such adaptability could extend the OS’s relevance, enabling educational, experimental, or niche applications on current hardware platforms. It also highlights the flexibility of the Oberon system’s design, which could inspire future porting efforts to other architectures.

For the broader open-source community, this achievement underscores the potential for legacy or specialized operating systems to evolve alongside hardware innovations. It may encourage further development, testing, and adoption of Oberon on diverse platforms, fostering a renewed interest in minimalist and educational OS designs.

Amazon

RISC-V development board

As an affiliate, we earn on qualifying purchases.

As an affiliate, we earn on qualifying purchases.

Background on Project Oberon and RISC-V Development

Project Oberon was originally developed by Niklaus Wirth and Jürg Gutknecht at ETH Zurich in the 1980s as both a programming environment and operating system, designed for the RISC-5 architecture. Over the decades, the system has been celebrated for its simplicity, efficiency, and educational value. However, its hardware dependency limited its practical use in modern contexts.

RISC-V, an open-source instruction set architecture, was introduced in 2010 and has gained widespread adoption for academic, hobbyist, and commercial applications. Its modular design allows for customization and broad hardware support. Prior to this port, Oberon had not been officially or widely adapted to RISC-V hardware, although experimental efforts and emulators existed.

Recent interest in reviving or porting legacy systems like Oberon to modern architectures has been driven by educational goals and open-source hardware initiatives. The recent Show HN post marks a notable milestone in this ongoing effort.

“Successfully booted and ran the Oberon system on RISC-V hardware with minimal modifications.”

— the developer

Amazon

miniature open-source computer

As an affiliate, we earn on qualifying purchases.

As an affiliate, we earn on qualifying purchases.

Details on System Stability and Performance Unclear

It is not yet clear how stable or performant the RISC-V port of Oberon is in long-term use. The developer provided initial screenshots but did not include benchmarks or extensive testing data. Further evaluation is needed to determine whether the system can support complex applications or sustained workloads.

Additionally, it remains uncertain whether this port will be officially maintained or extended by the developer or the community, and how compatible it is with various RISC-V hardware implementations.

Amazon

educational operating system hardware

As an affiliate, we earn on qualifying purchases.

As an affiliate, we earn on qualifying purchases.

Expected Next Steps: Testing, Community Engagement, and Development

Following this initial demonstration, the developer or community may focus on comprehensive testing, stability assessments, and performance benchmarking. Efforts could also include porting additional features or applications, documenting the process, and encouraging community contributions.

Further updates might include more detailed technical documentation, potential integration into open-source hardware projects, and exploring compatibility with different RISC-V boards and configurations.

Amazon

RISC-V compatible processor

As an affiliate, we earn on qualifying purchases.

As an affiliate, we earn on qualifying purchases.

Key Questions

What is Project Oberon?

Project Oberon is an operating system and programming environment developed by Niklaus Wirth and Jürg Gutknecht in the 1980s, designed for the RISC-5 architecture and celebrated for its simplicity and educational value.

Why is porting Oberon to RISC-V significant?

This demonstrates that the Oberon system can be adapted to modern, open-source hardware architectures, potentially broadening its applications and relevance in contemporary computing environments.

Are there performance benchmarks available for the RISC-V port?

No, detailed benchmarks or stability assessments have not yet been published. The current demonstration is primarily a proof of concept.

Will this port be maintained or extended?

It is unclear at this stage whether the port will be officially maintained or further developed by the developer or community members.

What hardware is needed to run this RISC-V version of Oberon?

The specific hardware details have not been disclosed, but it requires a RISC-V processor compatible with the port, along with appropriate bootloader and support software.

Source: hn

Wellness content on this site is informational and not a substitute for professional medical guidance.
NFL SEASON / TAI

NFL season / tailgating Picks

As an affiliate, we earn on qualifying purchases.

You May Also Like

Boehringer Ingelheim Surges In Global Coverage

Boehringer Ingelheim experiences a surge in worldwide coverage, with 13 mentions in recent media monitoring, indicating increased global interest.

Massive study links teen marijuana use to double the risk of serious mental illness

A new extensive study links adolescent marijuana use to a twofold increase in serious mental health disorders, raising concerns for youth safety.

Can AI Manage a Business Under Pressure? Watch the Experiment Live

Watch live AI models manage a real company’s worst week, revealing their decision-making personalities and ability to stay honest under pressure—crucial for future business use.

Evolent Health Surges In Global Coverage

Evolent Health experiences a surge in international presence, with 19 mentions in recent monitoring, marking a major step in its global expansion.